Full Text:   <868>

Summary:  <299>

CLC number: TN432

On-line Access: 2016-03-07

Received: 2015-07-06

Revision Accepted: 2015-11-18

Crosschecked: 2016-02-20

Cited: 1

Clicked: 1456

Citations:  Bibtex RefMan EndNote GB/T7714


Li-rong Zheng


-   Go to

Article info.
Open peer comments

Frontiers of Information Technology & Electronic Engineering  2016 Vol.17 No.3 P.258-264


Design and simulation of a standing wave oscillator based PLL

Author(s):  Wei Zhang, You-de Hu, Li-rong Zheng

Affiliation(s):  State Key Lab of ASIC & System, Fudan University, Shanghai 200433, China; more

Corresponding email(s):   wei_zhang@fudan.edu.cn, lirong@kth.se

Key Words:  Standing wave oscillator (SWO), Clock distribution, Phase locked loop (PLL), Varactor

Wei Zhang, You-de Hu, Li-rong Zheng. Design and simulation of a standing wave oscillator based PLL[J]. Frontiers of Information Technology & Electronic Engineering, 2016, 17(3): 258-264.

@article{title="Design and simulation of a standing wave oscillator based PLL",
author="Wei Zhang, You-de Hu, Li-rong Zheng",
journal="Frontiers of Information Technology & Electronic Engineering",
publisher="Zhejiang University Press & Springer",

%0 Journal Article
%T Design and simulation of a standing wave oscillator based PLL
%A Wei Zhang
%A You-de Hu
%A Li-rong Zheng
%J Frontiers of Information Technology & Electronic Engineering
%V 17
%N 3
%P 258-264
%@ 2095-9184
%D 2016
%I Zhejiang University Press & Springer
%DOI 10.1631/FITEE.1500210

T1 - Design and simulation of a standing wave oscillator based PLL
A1 - Wei Zhang
A1 - You-de Hu
A1 - Li-rong Zheng
J0 - Frontiers of Information Technology & Electronic Engineering
VL - 17
IS - 3
SP - 258
EP - 264
%@ 2095-9184
Y1 - 2016
PB - Zhejiang University Press & Springer
ER -
DOI - 10.1631/FITEE.1500210

A standing wave oscillator (SWO) is a perfect clock source which can be used to produce a high frequency clock signal with a low skew and high reliability. However, it is difficult to tune the SWO in a wide range of frequencies. We introduce a frequency tunable SWO which uses an inversion mode metal-oxide-semiconductor (IMOS) field-effect transistor as a varactor, and give the simulation results of the frequency tuning range and power dissipation. Based on the frequency tunable SWO, a new phase locked loop (PLL) architecture is presented. This PLL can be used not only as a clock source, but also as a clock distribution network to provide high quality clock signals. The PLL achieves an approximately 50% frequency tuning range when designed in Global Foundry 65 nm 1P complementary metal-oxide-semiconductor (CMOS) technology, and can be used directly in a high performance multi-core microprocessor.

This paper shows an interesting and meaningful design of a standing wave oscillator based PLL, which has a potential for future PLL application to reduced clock power and clock skew.




Darkslateblue:Affiliate; Royal Blue:Author; Turquoise:Article


[1]Andress, W., Ham, D., 2004. Recent developments in standing-wave oscillator design: review. Radio Frequency Integrated Circuits Symp., p.119-122.

[2]Andress, W., Ham, D., 2005. Standing wave oscillators utilizing wave-adaptive tapered transmission lines. IEEE J. Sol.-State Circ., 40(3):638-651.

[3]Chan, S.C., Shepard, K.L., Restle, P.J., 2003. Design of resonant global clock distributions. 21st Int. Conf. on Computer Design, p.248-253.

[4]Chan, S.C., Restle, P.J., Shepard, K.L., et al., 2004. A 4.6 GHz resonant global clock distribution network. IEEE Int. Solid-State Circuits Conf., p.342-343.

[5]Cordero, V.H., Khatri, S.P., 2008. Clock distribution scheme using coplanar transmission lines. Design, Automation and Test in Europe, p.985-990.

[6]Drake, A.J., Nowka, K.J., Nguyen, T.Y., et al., 2004. Resonant clocking using distributed parasitic capacitance. IEEE J. Sol.-State Circ., 39(9):1520-1528.

[7]Mandal, A., Karkala, V., Khatri, S.P., et al., 2011. Interconnected tile standing wave resonant oscillator based clock distribution circuits. 24th Int. Conf. on VLSI Design, p.82-87.

[8]O’Mahony, F., 2003. 10 GHz Global Clock Distribution Using Coupled Standing-Wave Oscillators. PhD Thesis, Stanford University, USA.

[9]O’Mahony, F., Yue, C.P., Horowitz, M.A., et al., 2003. A 10-GHz global clock distribution using coupled standing-wave oscillators. IEEE J. Sol.-State Circ., 38(11):1813-1820.

[10]Wood, J., Edwards, T.C., Lipa, S., 2001. Rotary traveling-wave oscillator arrays: a new clock technology. IEEE J. Sol.-State Circ., 36(11):1654-1665.

Open peer comments: Debate/Discuss/Question/Opinion


Please provide your name, email address and a comment

Journal of Zhejiang University-SCIENCE, 38 Zheda Road, Hangzhou 310027, China
Tel: +86-571-87952783; E-mail: cjzhang@zju.edu.cn
Copyright © 2000 - Journal of Zhejiang University-SCIENCE