Full Text:   <2142>

CLC number: TN47

On-line Access: 

Received: 2006-09-21

Revision Accepted: 2006-12-27

Crosschecked: 0000-00-00

Cited: 1

Clicked: 4195

Citations:  Bibtex RefMan EndNote GB/T7714

-   Go to

Article info.
1. Reference List
Open peer comments

Journal of Zhejiang University SCIENCE A 2007 Vol.8 No.4 P.631~637

http://doi.org/10.1631/jzus.2007.A0631


Physical design method of MPSoC


Author(s):  LIU Peng, XIA Bing-jie, TENG Zhao-wei

Affiliation(s):  Department of Information Science & Electronic Engineering, Zhejiang University, Hangzhou 310027, China

Corresponding email(s):   liupeng@isee.zju.edu.cn, icysummer@zju.edu.cn, jovvy@163.com

Key Words:  Physical design, Fast prototyping, Floorplan, Clock tree synthesis (CTS), Power plan, Multiprocessor system-on-chip (MPSoC)


LIU Peng, XIA Bing-jie, TENG Zhao-wei. Physical design method of MPSoC[J]. Journal of Zhejiang University Science A, 2007, 8(4): 631~637.

@article{title="Physical design method of MPSoC",
author="LIU Peng, XIA Bing-jie, TENG Zhao-wei",
journal="Journal of Zhejiang University Science A",
volume="8",
number="4",
pages="631~637",
year="2007",
publisher="Zhejiang University Press & Springer",
doi="10.1631/jzus.2007.A0631"
}

%0 Journal Article
%T Physical design method of MPSoC
%A LIU Peng
%A XIA Bing-jie
%A TENG Zhao-wei
%J Journal of Zhejiang University SCIENCE A
%V 8
%N 4
%P 631~637
%@ 1673-565X
%D 2007
%I Zhejiang University Press & Springer
%DOI 10.1631/jzus.2007.A0631

TY - JOUR
T1 - Physical design method of MPSoC
A1 - LIU Peng
A1 - XIA Bing-jie
A1 - TENG Zhao-wei
J0 - Journal of Zhejiang University Science A
VL - 8
IS - 4
SP - 631
EP - 637
%@ 1673-565X
Y1 - 2007
PB - Zhejiang University Press & Springer
ER -
DOI - 10.1631/jzus.2007.A0631


Abstract: 
floorplan, clock network and power plan are crucial steps in deep sub-micron system-on-chip design. A novel diagonal floorplan is integrated to enhance the data sharing between different cores in system-on-chip. Custom clock network containing hand-adjusted buffers and variable routing rules is constructed to realize balanced synchronization. Effective power plan considering both IR drop and electromigration achieves high utilization and maintains power integrity in our MediaSoC. Using such methods, deep sub-micron design challenges are managed under a fast prototyping methodology, which greatly shortens the design cycle.

Darkslateblue:Affiliate; Royal Blue:Author; Turquoise:Article

Reference

[1] Choi, B., Chiang, C., Kawa, J., Sarrafzadeh, M., 2004. Routing Resources Consumption on M-arch and X-arch. Proc. 5th International Symposium on ISCAS. Vancouver, Canada, p.73-76.

[2] Dai, W.J., Huang, D., Chang, C.C., Courtoy, M., 2003. Silicon Virtual Prototyping: The New Cockpit for Nanometer Chip Design. Proc. ASP-DAC. Kitakyushu, Japan, p.635-639.

[3] Ho, T.Y., Chang, C.F., Chang, Y.W., Chen, S.J., 2005. Multilevel Full-chip Routing for the X-based Architecture. DAC 2005. Anaheim, California, USA, p.597-602.

[4] Ito, N., Komatsu, H., Tanamura, Y., Yamashita, R., Sugiyama, H., Sugiyama, Y., Hamamura, H., 2003. A Physical Design Methodology for 1.3GHz SPARC64 Microprocessor. Proc. 21st International Conference on Computer Design. San Jose, CA, USA, p.204-210.

[5] Kalla, R., Sinharoy, B., Tendler, J.M., 2004. IBM Power5 chip: a dual-core multithreaded processor. IEEE Micro, 24(2):40-47.

[6] Khan, A., 2004. Recent Developments in High-Performance System-on-Chip IC Design. International Conference on Integrated Circuit Design and Technology. Beijing, China, p.151-158.

[7] Lai, L.Y., 2005. Development and Verification Research on Multimedia System-on-Chip. Master Thesis, Zhejiang University, Hangzhou (in Chinese).

[8] Liu, P., Yao, Q.D., Li, D.X., et al., 2004. 32-bit Media Digital Signal Processor. China Patent ZL200410016753.8. Zhejiang University, Hangzhou, China (in Chinese).

[9] Liu, P., 2006. System-on-Chip Architecture with Media DSP and RISC Core for Media Application. Proc. SPIE-IS&T Electronic Imaging, Multimedia on Mobile Devices II. Vol. 6074. San Jose, CA, USA.

[10] Lo, J.Y.L., Kuo, W.A., Wu, A.C.H., Hwang, T.T., 2003. A Custom-cell Identification Method for High-Performance Mixed Standard/Custom-cell Designs. Design, Automation and Test in Europe Conference and Exhibition. Messe Munich, Germany, p.1102-1103.

[11] Lou, J., Chen, W., 2004. Crosstalk-aware placement. IEEE Design & Test of Computers, 21(1):24-32.

[12] Mehrotra, A., van Ginneken, L., Trivedi, Y., 2003. Design Flow and Methodology for 50M Gate ASIC. Proc. ASP-DAC. Kitakyushu, Japan, p.640-647.

[13] Ni, X., 2006. Research on Key Technology of MPEG-4 Decoding Based on MediaDSP. Master Thesis, Zhejiang University, Hangzhou (in Chinese).

[14] Teng, Z.W., Liu, P., Lai, L.Y., 2005. Physical Design of Dual-core System-on-Chip. Proc. VLSI Design and Video Technology 2005. Suzhou, China, p.36-39.

[15] Teng, Z.W., 2006. Research on Physical Design of Media SoC/IP. Master Thesis, Zhejiang University, Hangzhou (in Chinese).

[16] Tutuianu, B., Dartu, F., Pileggi, L., 1996. An Explicit RC-circuit Delay Approximation Based on the First Three Moments of the Impulse Response. Proc. 33rd DAC. Las Vegas, Nevada, USA, p.611-616.

[17] Warnock, J.D., Keaty, J.M., Petrovick, J., Clabes, J.G., Kircher, C.J., Krauter, B.L., Restle, P.J., Zoric, B.A., Anderson, C.J., 2002. The circuit and physical design of Power4 microprocessor. IBM J. Research & Development, 46(1):27-51.

[18] Wu, S.W., Chang, Y.W., 2004. Efficient Power/Ground Network Analysis for Power Integrity-Driven Design Methodology. DAC 2004. San Diego, CA, p.177-180.

[19] Xiao, Z.B., Liu, P., Yao, Y.B., Yao, Q.D., 2006. Optimizing pipeline for a RISC processor with multimedia extension ISA. J. Zhejiang Univ. Sci. A, 7(2):269-274.

[20] Yim, J.S., Bae, S.O., Kyung, C.M., 1999. A Floorplan-based Planning Methodology for Power and Clock Distribution in ASICs. DAC 1999. New Orleans, LA, USA, p.766-771.

[21] Zhu, Q.K., Chan, T.W., 2001. Delay/Slope Budgeting for Clock Buffer Cell Design. Proc. 8th International Conference on Electronics, IEEE Circuits and Systems. Valetta, Malta, 1:417-420.

Open peer comments: Debate/Discuss/Question/Opinion

<1>

Please provide your name, email address and a comment





Journal of Zhejiang University-SCIENCE, 38 Zheda Road, Hangzhou 310027, China
Tel: +86-571-87952783; E-mail: cjzhang@zju.edu.cn
Copyright © 2000 - Journal of Zhejiang University-SCIENCE