



## Influence of polarized bias and porous silicon morphology on the electrical behavior of Au-porous silicon contacts<sup>\*</sup>

ZHAO Yue (赵岳)<sup>†1</sup>, LI Dong-sheng (李东升)<sup>1</sup>, XING Shou-xiang (邢守祥)<sup>2</sup>,  
 YANG De-ren (杨德仁)<sup>1</sup>, JIANG Min-hua (蒋民华)<sup>1,3</sup>

<sup>(1)</sup>State Key Lab of Silicon Materials, Zhejiang University, Hangzhou 310027, China

<sup>(2)</sup>Clean Energy and Environment Engineering Key Laboratory of Ministry of Education, Zhejiang University, Hangzhou 310027, China

<sup>(3)</sup>State Key Lab of Crystal Materials, Shandong University, Jinan 250100, China

<sup>†</sup>E-mail: zhaoyue1976@sohu.com

Received July 15, 2005; revision accepted Aug. 16, 2005

**Abstract:** This paper reports the surface morphology and I-V curves of porous silicon (PS) samples and related devices. The observed fabrics on the PS surface were found to affect the electrical property of PS devices. When the devices were operated under different external bias (10 V or 3 V) for 10 min, their observed obvious differences in electrical properties may be due to the different control mechanisms in the Al/PS interface and PS matrix morphology.

**Key words:** Porous silicon, Morphology, Electrical properties  
**doi:**10.1631/jzus.2005.B1135

**Document code:** A

**CLC number:** TN2

### INTRODUCTION

Porous silicon (PS) attracts the attention of many researchers due to the possibility of developing PS based devices, including optoelectronics, photo resistors, solar cells and light emitting diodes (Balucani *et al.*, 1999; Palma *et al.*, 1999a; Stievenard and Deresmes, 1995). To integrate PS into electronic circuits or to develop PS based devices, the electrical properties of this material must be studied thoroughly. It is a difficult case because this material has a very irregular surface topography, which causes instabilities in PS-based devices. There are a number of hypotheses, which consider that the physical phenomena in a porous material is responsible for the magnitude and nature of the conductivity in PS. Chorin *et al.*(1994) commented that chemical environment affected the electrical conductivity of PS. Stievenard

and Deresmes (1995) reported that the conductivity was governed by the width of the channel resulted from the partial depletion of silicon located between two pores. The depleted region was due to the charges trapped on surface states associated with the Si-SiO<sub>2</sub> interface where SiO<sub>2</sub> was the native silicon oxide. Averkiev *et al.*(2002) indicated that the localized states with energy distribution near the conduction and valence band edges controlled the carrier transport. Two researcher groups (Zimin and Bragin, 1999; Balagurov *et al.*, 2000) proposed that the role of hydrogen on the electrical properties of PS depended on the porosity, morphology of voids and the type of doped impurity in the original silicon substrate.

The effect of temperature on the current density-voltage (I-V) characteristic of metal contacts on PS films was observed in experiments (Pazebutas *et al.*, 1995; Chen *et al.*, 1994a; 1994b; Remaki *et al.*, 2003; Aroutiounian and Ghulinyan, 2003; Balagurov *et al.*, 2001). Those authors proposed different mechanisms. Some of the authors assumed that

<sup>\*</sup> Project supported by the Natural Science Foundation of China (No. 60225010) and the Key Project of Chinese Ministry of Education

thermo-ionic emission or diffusion over barrier controlled the current densities of the devices, but the other authors proposed that tunneling mechanism or electric field dependence of PS conductivity as a dominant mechanism. Deresmes *et al.*(1995) considered the conduction is limited by a surface mechanism associated with hopping of carriers from site to site, each site corresponding to a dangling bond. Ciurea *et al.*(1998) proposed the quantum confinement model to explain the electrical transport properties of PS film.

An energy band diagram around the interface between PS and bulk Si was also used to analyze PS device (Palma *et al.*, 1999b; Kaganovich *et al.*, 1999; Dafinei and Dafinei, 1999; Cadet *et al.*, 1994; Romstad and Veje, 1997). It was supposed that PS has a band gap of about 1.8 eV. Furthermore, the interface of PS and bulk Si with band gap of about 1.1 eV, has been postulated with band discontinuities occurring at both valence and conduction bands. The interface of PS and top metal contact has been shown with slight band bending.

Up to date, there are few reports of work on the influence of bias on the electrical properties of PS based devices. In this paper, we report the I-V characteristics of PS based devices operated under an external polarized bias for 10 min. The surface morphology of PS was studied by scanning electron microscopy (SEM). Furthermore, infrared (IR) spectrometry showed the passivation of PS surface by oxygen, carbon and hydrogen atoms.

## EXPERIMENTS

PS layers were prepared on (100) P-type wafers of crystalline Si with resistivity of 1~10  $\Omega$ -cm. To improve the homogeneity of PS films, Al ohmic electrodes were prepared by thermal evaporation on the backside of the wafers electrochemically etched in a HF-C<sub>2</sub>H<sub>5</sub>OH electrolyte (with volume ratio of 1:2) using a constant current density of 30 mA/cm<sup>2</sup>. The etching time was varied from 30 min to 90 min. A 50 W light was used as back illumination during etching. After etching, the backside Al film was removed with aqueous HF. Then, the samples were washed in deionized water and dried in air. The Au films were deposited by vacuum sputtering on both sides of the


wafers.

Their I-V characteristics, Fourier transform infrared (FTIR) spectroscopy, Raman spectroscopy and scanning electron microscopy (SEM) were used to study the samples. The infrared absorption spectra were taken using a Bruker IFS 66v/S FTIR spectroscope. The observations of the samples' appearance were carried out using a FEI SIRION FESEM. Raman spectra excited with 532 nm line were measured using a Nicolet Almega Raman Spectrometer. I-V measurements of the sandwich configuration, Au/PS/c-Si/Au, were taken using a computer-interfaced KEITHLEY 4200 semiconductor characteristics system. All the measurements were carried out at room temperature.


## RESULTS AND DISCUSSION

Fig.1 shows the surface morphology of the PS etched at different time. These images show that the PS has an alveolar columnar structure. The columnar pores are not regular and as they have 3~5  $\mu$ m diameter, they are called macro pores from here on. Usually, the silicon optical phonon line shifts to lower frequency and broadens asymmetrically with decreasing nano crystal size (Boukherroub *et al.*, 2002). In our experiments, the Raman spectrum of PS was almost identical in the PS etched at different time, as shown in Fig.2. A sharp peak at 521 cm<sup>-1</sup> is apparent, meaning the lack of quantum confined effect in our PS samples.


Furthermore, the PS surface was almost smooth and flat. Many fabrics were observed on the surface of the PS etched for longer than 60 min, as shown in Fig.1a and Fig.1b, which is due to the stain reaction between Si and HF acid. During anodic etching, the material between pores was generally depleted of carriers, and the presence of a depletion layer is responsible for current localization at pore tips. After reaching to a critical thickness, pore walls are devoid of holes and hence inert to lateral anodic etching (Koker *et al.*, 2003). But chemical etching is always proceeding during anodic etching. During the stain etching process, the etching rate of the Si (111) crystal plane is about two orders of magnitude larger than that of the (100) and (110) crystal planes, so the PS can be tailored to form slice-like structure, as shown



(a)




(b)



(c)


**Fig.1** SEM images of the as-prepared PS etched for different time (a) 90 min; (b) 60 min; (c) 30 min




**Fig.2** Raman spectra of the PS samples etched for different time, as illuminated in image

in Fig.1c. They were lying down due to collapse caused by the wallop of the H<sub>2</sub> bubbles produced by electrochemically-etched process. The EDS (energy-dispersive spectroscopy) image shows that the substance on the PS surface consists of silicon and oxygen.


Fig.3 shows the IR absorption spectrum of the PS etched at different time under different external bias. The PS samples show Si-O-Si absorption peaks



(a)



(b)




(c)

**Fig.3** FTIR spectra of the PS devices operated under (a) 10 V; (b) 3 V and (c) 0 V external bias. Curves 1, 2 and 3 are for PS samples etched for 90, 60 and 30 min, respectively


at 467, 796 and 1095  $\text{cm}^{-1}$  and the C-H stretching modes at around 2929  $\text{cm}^{-1}$  (Li *et al.*, 2000). The absorption peak at 611  $\text{cm}^{-1}$  is due to the Si-Si bonds vibration. It can be seen that the intensity of the Si-O-Si absorption peak at 1095  $\text{cm}^{-1}$  decreases continuously with increasing etching time, as shown in Fig.3a, while external forward bias was 10 V. On the contrary, the intensity increases with increasing etching time, while external forward bias was 3 V (Fig.3b). But, the intensity in all samples without external bias was the same with increasing etching time, as shown in Fig.3c.

I-V characteristics corresponding to the different external bias applied in Au/PS/c-Si/Au structures were measured in the -10 V to 10 V range. Fig.4 shows the I-V curves of the PS device without external bias and with 3 V, 10 V external bias for 10 min. The structure of the device is also shown in the inserted image of Fig.4. The PS samples used in these devices were etched in 60 min. When the device was operated with 10 V external bias for 10 min, variation of the current by a factor about 30% was observed compared with that of the device without external bias. But the forward current shows a 90% decrease when the devices were operated under 3 V external bias for 10 min, as shown in Fig.4. The difference between the two devices may be associated with the gradual oxidation of the porous silicon skeleton under operation in the atmosphere for different polarized bias and the controlled mechanism of conduction in different PS devices.



**Fig.4** I-V curves of PS samples operated under different external bias. Curves 1, 2, 3 are for PS samples operated 0 V, 3 V and 10 V external bias. The inserted image shows the structure of the PS device

The PS samples etched for different time exhibit distinct difference of the forward current when these devices were operated under different external bias, as Fig.5 shows. When the devices were operated under 3 V external bias for 10 min, the current of the sample etched in 30 min shows small decrease of the current compared with that of the samples etched for 60 min or 90 min. The current variation of the sample etched for 30 min was large, but the current variation of the others devices showed small change of the forward current when the devices were operated under 10 V external bias for 10 min.



**Fig.5** Columnar representations of the PS device's different forward current under different external bias. The numbers 90, 60 and 30 represent the etching time of the samples. The reference current ( $I_0$ ) is the device's forward current with 0 V-applied bias

Although many reports on the electrical properties of PS have been published, the mechanism governing the current transport process through PS structures is still not clear. Some authors considered that the presence of a large concentration of interface states controlled the current of the devices (Palma *et al.*, 1999b). But the others thought that the metal-porous silicon barrier played a significant role in the transport mechanisms (Diligenti *et al.*, 1996). Furthermore, the model based on passivation of hydrogen was also proposed (Zimin and Bragin, 1999). In addition, it was indicated that the total current of devices was governed by carrier transport in the high resistivity PS layers (Peng *et al.*, 1996). In our experiment, when the devices were operated under 3 V external bias, the total current of the device was dominated by carrier transport at the Al/PS interface. The SEM images showed that the sample etched for

longer time has many slices on the surface (Fig. 1a). As the external voltage on this surface layer drops during operation, the increasing temperature of the devices causes oxidation of the PS surface and then the resistivity of the surface layer increases, which leads to decreasing the forward current of the device. Furthermore, the intensity of Si-O-Si bonds vibration increases with the increase of the surface slices, as shown in Fig. 3b. But in high external bias (10 V), the potential barrier in the Al/PS interface breaks down, so the PS layer voltage drops. The total current of the device is controlled by the carrier transport in the high resistivity PS layer, which also can be explained by the results of surface observation and element analysis. When the device is operated under high external bias (10 V), the voltage on the PS layer drops, and the total current is controlled by the current flow through the PS layer. When the sample was etched for shorter time, resulting in the large internal surface of the pores, the oxidation is severe under a high bias, leading to the decrease of the device's forward current, as shown in Fig. 4. For applied bias of 3 V to 10 V, the controlling mechanism of the electrical behavior may be related to the combined contribution of the PS layer and the surface layer. In some locations, the potential barrier in the Al/PS interface breaks down, so the voltage in the PS layer drops. But in other locations, the total current of the device was controlled by carrier transport at the Al/PS interface. The further study is necessary to exploit the real mechanism.

## CONCLUSION

In this paper, the surface morphology and the I-V curves of the PS samples etched for different time were investigated. The fabrics observed on the surface of the PS affected the electrical properties of the PS devices. When the devices were operated under different external bias (10 V or 3 V), the observed obvious difference of electrical properties was due to the different mechanism. While the device was operated at low external bias, the states of the Al/PS interface might control the device's current, although the high resistance PS layer can also control it.

## References

Aroutiounian, V.M., Ghulinyan, M.Z., 2003. Electrical con-

- ductivity mechanisms in porous silicon. *Phys. Stat. Sol. (a)*, **197**(2):462-466.
- Averkiev, N.S., Kazakova, L.P., Smirnova, N.N., 2002. Carrier transport in porous silicon. *Semiconductors*, **36**(3):336-339.
- Balagurov, L.A., Yarkin, D.G., Petrova, E.A., 2000. Electronic transport in porous silicon of low porosity made on a P<sup>+</sup> substrate. *Materials Science and Engineering*, **B69-70**:127-131.
- Balagurov, L.A., Bayliss, S.C., Orlov, A.F., Petrova, E.A., Unal, B., Yarkin, D.G., 2001. Electrical properties of metal/porous silicon/p-Si structures with thin porous silicon layer. *J. Appl. Phys.*, **90**(8):4184-4190.
- Balucani, M., Bondarenko, V., Franchina, L., Lamedica, G., Yakovtseva, V.A., Ferrari, A., 1999. A model of radiative electrical contacts to porous silicon. *Appl. Phys. Lett.*, **74**(14):1960-1962.
- Boukherroub, R., Wayner, D.D.M., Lockwood, D.J., 2002. Photoluminescence stabilization of anodically-oxidized porous silicon layers by chemical functionalization. *Appl. Phys. Lett.*, **81**(4):601-603.
- Cadet, C., Deresmes, D., Vuillaume, D., Stievenard, D., 1994. Influence of surface defects on the electrical behavior of aluminum-porous silicon junction. *Appl. Phys. Lett.*, **64**(21):2827-2829.
- Chen, Z.L., Lee, T.Y., Bosman, G., 1994a. Electrical band gap of porous silicon. *Appl. Phys. Lett.*, **64**(25):3446-3448.
- Chen, Z.L., Lee, T.Y., Bosman, G., 1994b. Electrical characterization and modelling of wide-band-gap porous silicon p-n diodes. *J. Appl. Phys.*, **76**(4):2499-2504.
- Chorin, M.B., Kux, A., Schechter, I., 1994. Absorbate effects on photoluminescence and electrical conductivity of porous silicon. *Appl. Phys. Lett.*, **64**(4):481-483.
- Ciurea, M.L., Baltog, I., Lazar, M., Iancu, V., Lazanu, S., Pentia, E., 1998. Electrical behavior of fresh and stored porous silicon films. *Thin Solid Films*, **325**:271-277.
- Dafinei, A.S., Dafinei, A.A., 1999. On the electrical conductivity in porous silicon under light and electron beams. *Journal of Non-Crystalline Solids*, **245**:92-96.
- Deresmes, D., Marissael, V., Stievenard, D., Ortega, C., 1995. Electrical behavior of aluminum-porous silicon junctions. *Thin Solid Films*, **255**:258-261.
- Diligenti, A., Nannini, A., Pennelli, G., Pellegrini, V., Fuso, F., Allegrini, M., 1996. Electrical characterization of metal schottky contacts on luminescent porous silicon. *Thin Solid Films*, **276**:179-182.
- Kaganovich, E.B., Manoilov, E.G., Svechnikov, S.V., 1999. Photosensitive structures based on porous silicon. *Semiconductors*, **33**(3):327-331.
- Koker, L., Wellner, A., Sherratt, P.A.J., Neuendorf, R., Kolasinski, K.W., 2003. Etchant composition effects on porous silicon morphology and photoluminescence. *Phys. Stat. Sol. (a)*, **197**(1):117-122.
- Li, H.L., Xu, D.S., Guo, G.L., Gui, L.L., Tang, Y.Q., Ai, X.C., Sun, Z.Y., Zhang, X.K., Qin, G.G., 2000. Intense and stable blue-violet emission from porous silicon modified

- with alkyls. *J. Appl. Phys.*, **88**(7):4446-4448.
- Palma, R.J.M., Rigueiro, J.P., Lemus, R.G., Moreno, J.D., Duarte, J.M.M., 1999a. Aging of aluminum electrical contacts to porous silicon. *J. Appl. Phys.*, **85**(1):583-586.
- Palma, R.J.M., Rigueiro, J.P., Duarte, J.M.M., 1999b. Study of carrier transport in metal/porous silicon/Si structures. *J. Appl. Phys.*, **86**(12):6911-6914.
- Pazebutas, V., Krotkus, A., Gimkiene, I., Viselga, R.J., 1995. Electric and photoelectric properties of diode structures in porous silicon. *Appl. Phys.*, **77**(6):2501-2507.
- Peng, C., Hirschman, K.D., Fauchet, P.M., 1996. Carrier transport in porous silicon light emitting devices. *J. Appl. Phys.*, **80**(1):295-300.
- Remaki, B., Populaire, C., Lysenko, V., Barbier, D., 2003. Electrical barrier properties of meso-porous silicon. *Materials Science and Engineering*, **B101**:313-317.
- Romstad, F.P., Veje, E., 1997. Experiment determination of the electrical band-gap energy of porous silicon and the band offsets at the porous silicon/crystalline silicon heterojunction. *Physical Review B*, **55**(8):5220-5225.
- Stievenard, D., Deresmes, D., 1995. Are electrical properties of an aluminum-porous silicon junction governed by dangling bonds? *Appl. Phys. Lett.*, **67**(11):1570-1572.
- Zimin, S.P., Bragin, A.N., 1999. Conductivity relaxation in coated porous silicon after annealing. *Semiconductors*, **33**(4):457-460.



Editors-in-Chief: Pan Yun-he & Peter H. Byers  
(ISSN 1673-1581, Monthly)

## Journal of Zhejiang University SCIENCE B

<http://www.zju.edu.cn/jzus>

**JZUS-B focuses on "Biomedicine, Biochemistry & Biotechnology"**

### ➤ Welcome Your Contributions to JZUS-B

Journal of Zhejiang University SCIENCE B warmly and sincerely welcome scientists all over the world to contribute to JZUS-B in the form of Review, Article and Science Letters focused on **biomedicine, biochemistry and biotechnology** areas. Especially, Science Letters (3–4 pages) would be published as soon as about 30 days (Note: detailed research articles can still be published in the professional journals in the future after Science Letters is published by JZUS-B).

### ➤ Contributions requests

- (1) Electronic manuscript should be sent to [jzus@zju.edu.cn](mailto:jzus@zju.edu.cn) only. If you have any question, please feel free to visit our website: <http://www.zju.edu.cn/jzus>, and hit "For Authors".
- (2) English abstract should include Objective, Method, Result and Conclusion.
- (3) Tables and figures could be used to prove your research result.
- (4) Full text of the Science Letters should be in 3–4 pages. The length of articles and reviews are not limited.
- (5) Please visit our website (<http://www.zju.edu.cn/jzus/pformat.htm>) to see paper format.