
CLC number: TN47
On-line Access: 2024-08-27
Received: 2023-10-17
Revision Accepted: 2024-05-08
Crosschecked: 2015-07-24
Cited: 1
Clicked: 9704
Mao-qun Yao, Kai Yang, Cong-yuan Xu, Ji-zhong Shen. Design of a novel RTD-based three-variable universal logic gate[J]. Frontiers of Information Technology & Electronic Engineering,in press.https://doi.org/10.1631/FITEE.1500102 @article{title="Design of a novel RTD-based three-variable universal logic gate", %0 Journal Article TY - JOUR
Abstract: This paper presents a method to implement three-variable functions with three-variable universal logic gate (UTG3) and XOR gate. A conversion method to implement any three-variable non-threshold function by XORing two threshold functions is proposed and a UTG3 is designed by using resonant tunneling diodes (RTDs). Compared with the UTLG implementation, the proposed ULG3 implementation is more efficient for the non-threshold functions, but not for the threshold functions. Hence ULG3 is a good alternative for the efficient logic implementation. The work is interesting.
基于RTD三变量通用逻辑门的设计创新点:使用谱技术和Reed-Muller展开提出一种新的算法。此算法可将三变量非阈值函数转化成三变量阈值函数,并利用此算法设计一种新的基于RTD的三变量通用逻辑门ULG3。 方法:首先,介绍阈值逻辑、谱技术和Reed-Muller展开的基本概念。然后,提出一种新的算法。此算法可将三变量非阈值函数转化成三变量阈值函数,并发现除两个特殊的三变量非阈值函数以外,其他所有的三变量非阈值函数都可以分解成两个三变量阈值函数异或的形式。最后,利用此算法并基于UTLG(图1)设计一个新的三变量通用逻辑门ULG3(图4)。 结论:新的三变量通用逻辑门ULG3由两个UTLG和一个XOR3组成,对任意的三变量函数都可由一个ULG3门来实现。 关键词组: Darkslateblue:Affiliate; Royal Blue:Author; Turquoise:Article
Reference[1]Bawiec, M.A., Nikodem, M., 2009. Boolean logic function synthesis for generalized threshold gate circuits. Proc. 46th Annual Design Automation Conf., p.83-86. ![]() [2]Beiu, V., Quintana, J.M., Avedillo, M.J., 2003. VLSI implementations of threshold logic—a comprehensive survey. IEEE Trans. Neur. Netw., 14(5):1217-1243. ![]() [3]Chen, K.J., Akeyoshi, T., Maezawa, K., 1995. Monostable-bistable transition logic elements (MOBILEs) based on monolithic integration of resonant tunneling diodes and FETs. Jpn. J. Appl. Phys., 34(2B):1199-1203. ![]() [4]Chen, X., Hurst, S.L., 1981. A consideration of the minimum number of input terminals on universal logic gates and their realization. Int. J. Electron., 50(1):1-13. ![]() [5]Hurst, S.L., 1978. The Logical Processing of Digital Signals. Crane Russak & Co., USA. ![]() [6]Hurst, S.L., Muzio, J.C., Miller, D.M., 1985. Spectral Techniques in Digital Logic. Academic Press, USA. ![]() [7]Kodandapani, K.L., Setlur, R.V., 1997. A note on minimal Reed-Muller canonical forms of switching functions. IEEE Trans. Comput., C-26(3):310-313. ![]() [8]Lechner, R.J., 1971. Harmonic analysis of switching functions. In: Mukhopadhyay, A. (Ed.), Recent Developments in Switching Theory. Academic Press, USA, p.121-228. ![]() [9]Lee, J., Choi, S., Yang, K., 2010. A new low-power RTD-based 4:1 multiplexer IC using an InP RTD/HBT MMIC technoligy. Proc. Int. Conf. on Indium Phosphide & Related Materials, p.1-3. ![]() [10]Likharev, K.K., 2008. Hybrid CMOS/nanoelectronic circuits: opportunities and challenges. J. Nanoelectron. Optoelectron., 3(3):203-230. ![]() [11]Mazumder, P., Kulkarni, S., Bhattacharya, M., et al., 1998. Digital circuit applications of resonant tunneling devices. Proc. IEEE, 86(4):664-686. ![]() [12]Mirhoseini, S.M., Sharifi, M.J., Bahrepour, D., 2010. New RTD-based general threshold gate topologies and application to three-input XOR logic gates. J. Electr. Comput. Eng., 2010, Article 16. ![]() [13]Muramatsu, N., Okazaki, H., Waho, T., 2005. A novel oscillation circuit using a resonate-tunneling diode. Proc. IEEE Int. Symp. on Circuits and Systems, p.2341-2344. ![]() [14]Muroga, S., 1971. Threshold Logic and Its Application. John Wiley & Sons, USA. ![]() [15]Nikodem, M., Bawiec, M.A., 2010. Logic circuit synthesis using threshold gates based on nanodevices with negative differential resistance property. Proc. 10th IEEE Conf. on Nanotechnology, p.227-232. ![]() [16]Wei, Y., Shen, J.Z., 2011. Novel universal threshold logic gate based on RTD and its application. Microelectron. J., 42(6):851-854. ![]() [17]Wu, X., Hurst, S.L., 1981. A new universal logic gate (ULG3) based on the Reed-Muller canonic expansion. Int. J. Electron., 51(6):747-762. ![]() [18]Zhang, R., Gupta, P., Zhong, L., et al., 2005. Threshold network synthesis and optimization and its application to nanotechnologies. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst., 24(1):107-118. ![]() [19]Zheng, Y.X., Huang, C., 2009. Complete logic functionality of reconfigurable RTD circuit elements. IEEE Trans. Nanotechnol., 8(5):631-642. ![]() Journal of Zhejiang University-SCIENCE, 38 Zheda Road, Hangzhou
310027, China
Tel: +86-571-87952783; E-mail: cjzhang@zju.edu.cn Copyright © 2000 - 2026 Journal of Zhejiang University-SCIENCE | ||||||||||||||


ORCID:
Open peer comments: Debate/Discuss/Question/Opinion
<1>