[1] Barber, J.S., Gehner, K.R., 1992. Age-and-test procedures for true reliability improvement, feasibility and economic justification. IIE Trans., 24(5):81-87.
[2] Bose, R., Banerjee, A., 1999. Implementing Symmetric Cryptography Using Chaos Functions. Proc. 7th Int. Conf. Advanced Computing and Communications, p.318-321.
[3] Chan, H.A., 1995. The benefits of stress testing. IEEE Trans. on Comp., Pack., Manuf. Technol., Part A, 18(1):23-29.
[4] Chan, H.A., 2004. Accelerated Stress Testing for both Hardware and Software. Proc. Annual Reliability and Maintainability Symp., p.346-351.
[5] Cui, Y., Xu, K., Xu, M.W., Wu, J.P., 2002. Stress Testing of OSPF Protocol Implementation Based on Large-scale Routing Simulation. Proc. 10th IEEE Int. Conf. on Networks, p.63-68.
[6] Cui, Y., Xu, K., Xu, M.W., Wu, J.P., 2003. Internet Routing Emulation System and Stress Testing. Proc. 10th Int. Conf. on Telecommunications, 2:1020-1026.
[7] Elbert, M., Mpagazehe, C., Weyant, T., 1994. Stress Testing and Reliability. Conf. Record, Southcon’94, p.357-362.
[8] Gullo, L.J., Davis, R.J., 2004. Accelerated Stress Testing to Detect Probabilistic Software Failures. Proc. Annual Reliability and Maintainability Symp., p.249-255.
[9] Hobbs, G.K., 1987. Development of Stress Screens. Proc. Annual Reliability and Maintainability Symp., p.115-118.
[10] Hobbs, G.K., 1992. Highly Accelerated Stress Screens— HASS. National Electronic Packaging and Production Conf.-Proc. Technical Program. Cahner Exposition Group, Des Plaines, IL, USA, p.1565-1572.
[11] Liu, L., Lin, J., Li, Z.T., Li, J.C., 2006. State Machine Based CDMA Stress Testing Service System. Asia-Pacific Services Computing Conf., South China University of Technology, Guangzhou, China, p.625-628.
[12] McLinn, J.A., 1998. Ways to Improve the Analysis of Step-stress Testing. Proc. Annual Reliability and Maintainability Symp., p.358-364.
[13] Pachucki, D.E., 1994. Environmental Stress Screening Experiment Using Taguchi Method. Proc. 43rd Electronic Components and Technology Conf.. IEEE Computer Society, New York, p.1028-1036.
[14] Roy, K., Roy, R.K., Chatterjee, A., 1995. Stress Testing of Combinational VLSI Circuits Using Existing Test Sets. VLSI Technology. Proc. Technical Papers, Int. Symp. on VLSI Technology Systems and Applications, p.93-98.
[15] Shinner, C., 1988. The board electronic STRIFE test (B.E.S.T.) program. Am. Soc. Qual. Control Rel. Rev., p.3-6.
Open peer comments: Debate/Discuss/Question/Opinion
<1>