Full Text:   <481>

Summary:  <164>

CLC number: TN764

On-line Access: 2018-06-07

Received: 2016-10-02

Revision Accepted: 2017-03-05

Crosschecked: 2018-04-12

Cited: 0

Clicked: 1715

Citations:  Bibtex RefMan EndNote GB/T7714

 ORCID:

Yi-qi Xie

http://orcid.org/0000-0002-6224-4217

-   Go to

Article info.
Open peer comments

Frontiers of Information Technology & Electronic Engineering  2018 Vol.19 No.4 P.536-543

http://doi.org/10.1631/FITEE.1601596


A multistandard and resource-efficient Viterbi decoder for a multimode communication system


Author(s):  Yi-qi Xie, Zhi-guo Yu, Yang Feng, Lin-na Zhao, Xiao-feng Gu

Affiliation(s):  MOE Engineering Research Center of IoT Technology Applications, Wuxi 214122, China; more

Corresponding email(s):   yuzhiguo@jiangnan.edu.cn

Key Words:  Reconfigurable Viterbi decoder, Multi-parameter]> Standard convolutional symbols generator (SCSG), Fully optional polynomials


Yi-qi Xie, Zhi-guo Yu, Yang Feng, Lin-na Zhao, Xiao-feng Gu. A multistandard and resource-efficient Viterbi decoder for a multimode communication system[J]. Frontiers of Information Technology & Electronic Engineering, 2018, 19(4): 536-543.

@article{title="A multistandard and resource-efficient Viterbi decoder for a multimode communication system",
author="Yi-qi Xie, Zhi-guo Yu, Yang Feng, Lin-na Zhao, Xiao-feng Gu",
journal="Frontiers of Information Technology & Electronic Engineering",
volume="19",
number="4",
pages="536-543",
year="2018",
publisher="Zhejiang University Press & Springer",
doi="10.1631/FITEE.1601596"
}

%0 Journal Article
%T A multistandard and resource-efficient Viterbi decoder for a multimode communication system
%A Yi-qi Xie
%A Zhi-guo Yu
%A Yang Feng
%A Lin-na Zhao
%A Xiao-feng Gu
%J Frontiers of Information Technology & Electronic Engineering
%V 19
%N 4
%P 536-543
%@ 2095-9184
%D 2018
%I Zhejiang University Press & Springer
%DOI 10.1631/FITEE.1601596

TY - JOUR
T1 - A multistandard and resource-efficient Viterbi decoder for a multimode communication system
A1 - Yi-qi Xie
A1 - Zhi-guo Yu
A1 - Yang Feng
A1 - Lin-na Zhao
A1 - Xiao-feng Gu
J0 - Frontiers of Information Technology & Electronic Engineering
VL - 19
IS - 4
SP - 536
EP - 543
%@ 2095-9184
Y1 - 2018
PB - Zhejiang University Press & Springer
ER -
DOI - 10.1631/FITEE.1601596


Abstract: 
We present a novel standard convolutional symbols generator (SCSG) block for a multi-parameter reconfigurable Viterbi decoder to optimize resource consumption and adaption of multiple parameters. The SCSG block generates all the states and calculates all the possible standard convolutional symbols corresponding to the states using an iterative approach. The architecture of the Viterbi decoder based on the SCSG reduces resource consumption for recalculating the branch metrics and rearranging the correspondence between branch metrics and transition paths. The proposed architecture supports constraint lengths from 3 to 9, code rates of 1/2, 1/3, and 1/4, and fully optional polynomials. The proposed Viterbi decoder has been implemented on the Xilinx XC7VX485T device with a high throughput of about 200 Mbps and a low resource consumption of 162k logic gates.

一种面向多模通讯系统的多标准低资源消耗Viterbi译码器

摘要:基于一种新型标准卷积码码字生成单元设计一种多参数可重构Viterbi译码器,优化译码器的资源消耗,提高对多参数的兼容性。标准卷积码码字生成单元用于产生所有状态码,采用迭代运算方式计算所有可能存在的标准卷积码码字。在重新计算分支度量值及对度量值与转换路径重新排序时,基于新型准卷积码码字生成单元的Viterbi译码器结构能够减少运算资源消耗。多参数可重构Viterbi译码器结构能够支持范围为3–9的可变约束长度,1/2、1/3、1/4的可变码率,以及完全可配置的约束多项式。该Viterbi译码器采用Xilinx XC7VX485T FPGA平台实现,具有高达200 Mbps的吞吐率,使用逻辑门的数量为162 k,具有较低的资源消耗。

关键词:可重构Viterbi译码器;多参数;低资源消耗;标准卷积码码字生成单元;可配置多项式

Darkslateblue:Affiliate; Royal Blue:Author; Turquoise:Article

Reference

[1]Batcha MFN, Sha’ameri AZ, 2007. Configurable adaptive Viterbi decoder for GPRS, EDGE and Wimax. IEEE Int Conf on Telecommunications and Malaysia Int Conf on Communications, p.237-241.

[2]Benaissa M, Zhu YQ, 2003. A novel high-speed configurable Viterbi decoder for broadband access. EURASIP J Adv Signal Process, 2003(13):1317-1327.

[3]Bissi L, Placidi P, Baruffa G, et al., 2008. A Viterbi decoder architecture for a standard-agile and reprogrammable transceiver. Integr VLSI J, 41(2):161-170.

[4]Campos JM, Cumplido R, 2006. A runtime reconfigurable architecture for Viterbi decoding. 3rd Int Conf on Electrical and Electronics Engineering, p.1-4.

[5]Cavallaro JR, Vaya M, 2003. Viturbo: a reconfigurable architecture for Viterbi and Turbo decoding. IEEE Int Conf on Acoustics, Speech, and Signal Processing, p.497-500.

[6]Chang F, Onohara K, Mizuochi T, 2010. Forward error correction for 100 G transport networks. IEEE Commun Mag, 48(3):S48-S55.

[7]Kim J, Yoshizawa S, Miyanaga Y, 2012. Variable wordlength soft-decision Viterbi decoder for power-efficient wireless LAN. Integr VLSI J, 45(2):132-140.

[8]Moon TK, 2005. Error Correction Coding: Mathematical Methods and Algorithms. John Wiley & Sons, Inc., New Jersey, USA, p.487-490.

[9]Niktash A, Parizi HT, Bagherzadeh N, 2006. A multi-standard Viterbi decoder for mobile applications using a reconfigurable architecture. IEEE 64th Vehicular Technology Conf, p.1-5.

[10]Swaminathan S, Tessier R, Goeckel D, et al., 2002. A dynamically reconfigurable adaptive Viterbi decoder. Proc ACM/SIGDA 10th Int Symp on Field-Programmable Gate Arrays, p.227-236.

[11]Vennila C, Patel AK, Lakshminarayanan G, et al., 2013. Dynamic partial reconfigurable Viterbi decoder for wireless standards. Comput Electr Eng, 39(2):164-174.

[12]Xiong L, Yao D, Tan Z, et al., 2004. Research on FPGA-based soft-decision Viterbi decoder for convolutional codes puncturation. J Beijing Jiaotong Univ, 28(5):36-39 (in Chinese).

[13]Yoo W, Jung Y, Kim MY, et al., 2012. A pipelined 8-bit soft decision Viterbi decoder for IEEE802.11ac WLAN systems. IEEE Trans Consum Electron, 58(4):1162-1168.

Open peer comments: Debate/Discuss/Question/Opinion

<1>

Please provide your name, email address and a comment





Journal of Zhejiang University-SCIENCE, 38 Zheda Road, Hangzhou 310027, China
Tel: +86-571-87952783; E-mail: cjzhang@zju.edu.cn
Copyright © 2000 - Journal of Zhejiang University-SCIENCE