Full Text:   <1475>

Summary:  <847>

CLC number: TN432

On-line Access: 2013-10-08

Received: 2013-03-21

Revision Accepted: 2013-07-28

Crosschecked: 2013-09-16

Cited: 0

Clicked: 3214

Citations:  Bibtex RefMan EndNote GB/T7714

-   Go to

Article info.
1. Reference List
Open peer comments

Journal of Zhejiang University SCIENCE C 2013 Vol.14 No.10 P.808-814

http://doi.org/10.1631/jzus.C1300069


Emitter-couple logic circuit design based on the threshold-arithmetic algebraic system


Author(s):  Mao-qun Yao, Li-bin Zhang

Affiliation(s):  Hangzhou Institute Service Engineering, Hangzhou Normal University, Hangzhou 310036, China; more

Corresponding email(s):   yaomaoqun@163.com, zhanglibinheihei@163.com

Key Words:  Threshold-arithmetic algebraic system, HE map, ECL circuit, Current-mode circuits


Share this article to: More <<< Previous Article|

Mao-qun Yao, Li-bin Zhang. Emitter-couple logic circuit design based on the threshold-arithmetic algebraic system[J]. Journal of Zhejiang University Science C, 2013, 14(10): 808-814.

@article{title="Emitter-couple logic circuit design based on the threshold-arithmetic algebraic system",
author="Mao-qun Yao, Li-bin Zhang",
journal="Journal of Zhejiang University Science C",
volume="14",
number="10",
pages="808-814",
year="2013",
publisher="Zhejiang University Press & Springer",
doi="10.1631/jzus.C1300069"
}

%0 Journal Article
%T Emitter-couple logic circuit design based on the threshold-arithmetic algebraic system
%A Mao-qun Yao
%A Li-bin Zhang
%J Journal of Zhejiang University SCIENCE C
%V 14
%N 10
%P 808-814
%@ 1869-1951
%D 2013
%I Zhejiang University Press & Springer
%DOI 10.1631/jzus.C1300069

TY - JOUR
T1 - Emitter-couple logic circuit design based on the threshold-arithmetic algebraic system
A1 - Mao-qun Yao
A1 - Li-bin Zhang
J0 - Journal of Zhejiang University Science C
VL - 14
IS - 10
SP - 808
EP - 814
%@ 1869-1951
Y1 - 2013
PB - Zhejiang University Press & Springer
ER -
DOI - 10.1631/jzus.C1300069


Abstract: 
Based on the threshold-arithmetic algebraic system which has been proposed for current-mode circuit design, we propose a systematic methodology for emitter-couple logic (ECL) circuit design. Compared to the traditional methodologies and the theory of differential current switches, the proposed methodology uses the HE map and the characteristics of the internal current signals of ECL circuits to determine the external voltage signals. The operations of the HE map are direct and simple, and the current signals are easy to add or subtract, which make this methodology more flexible, direct, and effective, and make it possible to design arbitrary binary and multi-valued logic functions. Two example circuits are designed and simulated by HSPICE using 0.18 μm TSMC technology. Simulation results confirm the validity of the proposed methodology.

Darkslateblue:Affiliate; Royal Blue:Author; Turquoise:Article

Reference

[1]Arbabian, A., Callender, S., Kang, S., Afshar, B., Chien, J.C., Niknejad, A.M., 2010. A 90 GHz hybrid switching pulsed-transmitter for medical imaging. IEEE J. Sol.-State Circ., 45(12):2667-2681.

[2]Arjmand, M.M., Soryani, M., Navi, K., Tehrani, M.A., 2012. A Novel Ternary-to-Binary Converter in Quantum-Dot Cellular Automata. IEEE Computer Society Annual Symp. on VLSI, p.147-152.

[3]Gustat, H., Jagdhold, U., Winkler, F., Appel, M., Kell, G., 2008. Differential ECL/CML Synthesis for SiGe BiCMOS. IEEE Compound Semiconductor Integrated Circuits Symp., p.1-4.

[4]Hang, G., Wu, X., 2000. Current-Mode CMOS Circuits Design Based on Current Threshold-Controllable Technique. Proc. IEEE Asia Pacific Conf. on Circuits and Systems, p.529-532.

[5]Lanni, L., Ghandi, R., Malm, B., Zetterling, C., Ostling, M., 2012. Design and characterization of high-temperature ECL-based bipolar integrated circuits in 4H-SiC. IEEE Trans. Electron Dev., 59(4):1076-1083.

[6]Lin, M., Lv, W., Sun, L., 2011. Design of ternary D flip-flop with pre-set and pre-reset functions based on resonant tunneling diode literal circuits. J. Zhejiang Univ.-Sci. C (Comput. & Electron.), 12(6):507-514.

[7]Lin, S., Kim, Y.B., Lombardi, F., 2012. Design of a ternary memory cell using CNTFETs. IEEE Trans. Nanotechnol., 11(5):1019-1025.

[8]Mavrek, E., Loncaric, I., Poljak, I., Koricic, M., Suligoj, T., 2010. Effect of Parasitic RLC Parameters in Bias Networks on ECL Delay Time. Proc. 33rd Int. Convention on Information and Communication Technology, Electronics and Microelectronics, p.73-77.

[9]Moaiyeri, M.H., Doostaregan, A., Navi, K., 2011. Design of energy-efficient and robust ternary circuits for nanotechnology. IET Circ. Dev. Syst., 5(4):285-296.

[10]Vudadha, C., Phaneendra, P.S., Makkena, G., Sreehari, V., Muthukrishnan, N.M., Srinivas, M.B., 2012. Design of CNFET Based Ternary Comparator Using Grouping Logic. IEEE Faible Tension Faible Consommation, p.1-4.

[11]Wu, X., 1994. Design Principles of Multivalued Logic Circuits. Hangzhou University Press, Hangzhou, China, p.20-24 (in Chinese).

[12]Wu, X., Zhang, Z., 1991. Theory of differential current switches and logic design of ternary ECL circuits at switch level. Int. J. Electron., 71(6):1023-1035.

[13]Wu, X., Deng, X., Ying, S., 1993. Design of ternary current-mode CMOS circuits based on switch-signal theory. J. Electron., 10(3):193-202.

[14]Wu, X., Qiu, Q., Pedram, M., 1999. A synthesis methodology for ECL circuits based on mixed voltage-current representation. J. Electron., 21(3):384-390.

[15]Zhang, G., Yao, M., Shi, J., 2011. HE map and its application in the design of I2L circuits. J. Circ. Syst., 16(6):94-98.

Open peer comments: Debate/Discuss/Question/Opinion

<1>

Please provide your name, email address and a comment





Journal of Zhejiang University-SCIENCE, 38 Zheda Road, Hangzhou 310027, China
Tel: +86-571-87952783; E-mail: cjzhang@zju.edu.cn
Copyright © 2000 - Journal of Zhejiang University-SCIENCE