Full Text:   <1773>

CLC number: TN79

On-line Access: 2014-01-29

Received: 2013-09-11

Revision Accepted: 2013-12-18

Crosschecked: 2014-01-15

Cited: 1

Clicked: 2870

Citations:  Bibtex RefMan EndNote GB/T7714

-   Go to

Article info.
1. Reference List
Open peer comments

Journal of Zhejiang University SCIENCE C 2014 Vol.15 No.2 P.153-160

http://doi.org/10.1631/jzus.C1300249


High-speed, fixed-latency serial links with Xilinx FPGAs


Author(s):  Xue Liu, Qing-xu Deng, Bo-ning Hou, Ze-ke Wang

Affiliation(s):  Institute of Cyber-Physical System Engineering, Northeastern University, Shenyang 110004, China; more

Corresponding email(s):   liuxue0512@gmail.com, dengqx@mail.neu.edu.cn

Key Words:  Data acquisition circuit, Fixed-latency, Field programmable gate array (FPGA), Serial link, Trigger system


Share this article to: More <<< Previous Article|

Xue Liu, Qing-xu Deng, Bo-ning Hou, Ze-ke Wang. High-speed, fixed-latency serial links with Xilinx FPGAs[J]. Journal of Zhejiang University Science C, 2014, 15(2): 153-160.

@article{title="High-speed, fixed-latency serial links with Xilinx FPGAs",
author="Xue Liu, Qing-xu Deng, Bo-ning Hou, Ze-ke Wang",
journal="Journal of Zhejiang University Science C",
volume="15",
number="2",
pages="153-160",
year="2014",
publisher="Zhejiang University Press & Springer",
doi="10.1631/jzus.C1300249"
}

%0 Journal Article
%T High-speed, fixed-latency serial links with Xilinx FPGAs
%A Xue Liu
%A Qing-xu Deng
%A Bo-ning Hou
%A Ze-ke Wang
%J Journal of Zhejiang University SCIENCE C
%V 15
%N 2
%P 153-160
%@ 1869-1951
%D 2014
%I Zhejiang University Press & Springer
%DOI 10.1631/jzus.C1300249

TY - JOUR
T1 - High-speed, fixed-latency serial links with Xilinx FPGAs
A1 - Xue Liu
A1 - Qing-xu Deng
A1 - Bo-ning Hou
A1 - Ze-ke Wang
J0 - Journal of Zhejiang University Science C
VL - 15
IS - 2
SP - 153
EP - 160
%@ 1869-1951
Y1 - 2014
PB - Zhejiang University Press & Springer
ER -
DOI - 10.1631/jzus.C1300249


Abstract: 
High-speed, fixed-latency serial links find application in distributed data acquisition and control systems, such as the timing trigger and control (TTC) system for high energy physics experiments. However, most high-speed serial transceivers do not keep the same chip latency after each power-up or reset, as there is no deterministic phase relationship between the transmitted and received clocks after each power-up. In this paper, we propose a fixed-latency serial link based on high-speed transceivers embedded in Xilinx field programmable gate arrays (FPGAs). First, we modify the configuration and clock distribution of the transceiver to eliminate the phase difference between the clock domains in the transmitter/receiver. Second, we use the internal alignment circuit of the transceiver and a digital clock manager (DCM)/phase-locked loop (PLL) based clock generator to eliminate the phase difference between the clock domains in the transmitter and receiver. The test results of the link latency are shown. Compared with existing solutions, our design not only implements fixed chip latency, but also reduces the average system lock time.

Darkslateblue:Affiliate; Royal Blue:Author; Turquoise:Article

Reference

[1]Aliaga, R.J., Monzo, J.M., Spaggiari, M., et al., 2011. PET system synchronization and timing resolution using high-speed data links. IEEE Trans. Nucl. Sci., 58(4):1596-1605.

[2]Aloisio, A., Cevenini, F., Giordano, R., et al., 2009. High-speed, fixed-latency serial links with FPGAs for synchronous transfers. IEEE Trans. Nucl. Sci., 56(5):2864-2873.

[3]Aloisio, A., Cevenini, F., Giordano, R., et al., 2010. Emulating the GLink chip set with FPGA serial transceivers in the ATLAS Level-1 Muon trigger. IEEE Trans. Nucl. Sci., 57(2):467-471.

[4]Aloisio, A., Ameli, F., Bocci, V., et al., 2013. Design, implementation and test of the timing trigger and control receiver for the LHC. J. Instrum., 8(2):T02003.

[5]Giordano, R., Aloisio, A., 2011. Fixed-latency, multi-gigabit serial links with Xilinx FPGAs. IEEE Trans. Nucl. Sci., 58(1):194-201.

[6]Giordano, R., Aloisio, A., 2012. Protocol-independent, fixed-latency links with FPGA-embedded SerDeses. J. Instrum., 7(5):P05004.

[7]Lemke, F., Slogsnat, D., Burkhardt, N., et al., 2010. A unified DAQ interconnection network with precise time synchronization. IEEE Trans. Nucl. Sci., 57(2):412-418.

[8]Le-Provost, H., Moudden, Y., Anvar, S., et al., 2011. A readout system-on-chip for a cubic kilometer submarine neutrino telescope. J. Instrum., 6(12):C12044.

[9]Moreira, P., Marchioro, A., Kloukinas, K., 2007. The GBT: a proposed architecture for multi-Gb/s data transmission in high energy physics. Proc. Topical Workshop on Electronics for Particle Physics, p.332-336.

[10]Taylor, B.G., 1998. TTC distribution for LHC detectors. IEEE Trans. Nucl. Sci., 45(3):821-828.

[11]Texas Instruments (TI), 2013. SCAN25100 2457.6, 1228.8, and 614.4 Mbps CPRI SerDes with Auto RE Sync and Precision Delay Calibration Measurement. Available from http://www.ti.com.cn/cn/lit/ds/symlink/scan25100.pdf

[12]Widmer, A.X., Franaszek, P.A., 1983. A DC-balanced, partitioned-block, 8b/10b transmission code. IBM J. Res. Devel., 27(5):440-451.

[13]Xilinx, 2009a. UG196 Virtex-5 FPGA RocketIO GTP Transceiver User Guide v2.1. Available from http://www.xilinx.com/support/documentation/user_guides/ug196.pdf

[14]Xilinx, 2009b. UG198 Virtex-5 FPGA RocketIO GTX Transceiver User Guide v3.0. Available from http://www.xilinx.com/support/documentation/user_guides/ug198.pdf

[15]Xilinx, 2011. UG347 ML505/ML506/ML507 Evaluation Platform User Guide v3.1.2. Available from http://www.xilinx.com/support/documentation/boards_and_kits/ug347.pdf

[16]Xilinx, 2012. UG190 Virtex-5 FPGA User Guide v5.4. Available from http://www.xilinx.com/support/documentation/user_guides/ug190.pdf

Open peer comments: Debate/Discuss/Question/Opinion

<1>

editor@No address<No mail>

2014-02-18 17:45:14

From one of the reviewers: I think they have essentially come up with a clock-retiming mechanism to get around the EVEN/ODD RXSLIDE problem of the fixed-latency method of Aloisio - its novel if not Earth shattering.

Please provide your name, email address and a comment





Journal of Zhejiang University-SCIENCE, 38 Zheda Road, Hangzhou 310027, China
Tel: +86-571-87952783; E-mail: cjzhang@zju.edu.cn
Copyright © 2000 - Journal of Zhejiang University-SCIENCE